

Europäisches Patentamt

European Patent Office

Office européen des brevets



EP 1 092 505 A2

(12)

## **EUROPEAN PATENT APPLICATION**

(43) Date of publication: 18.04.2001 Bulletin 2001/16

(51) Int. Cl.<sup>7</sup>: **B24B 37/04**, B24B 49/03

(21) Application number: 00308819.2

(22) Date of filing: 06.10.2000

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: **12.10.1999 US 158753 P** 

30.06.2000 US 608418

(71) Applicant:

Applied Materials, Inc.

Santa Clara, California 95054 (US)

(72) Inventors:


- Prabhu, Gopalakrishna B Sunnyvale California 94086 (US)
- Mear, Steven T Los Gatos California 95032 (US)
- (74) Representative:

Bayliss, Geoffrey Cyril et al BOULT WADE TENNANT, Verulam Gardens 70 Gray's Inn Road

London WC1X 8BT (GB)

## (54) Method of controlling a polishing machine

(57) Recipes for the polishing machine (20), such as recipes for carrier head pressure, are generated from empirical data, and consequently can provide a more accurate prediction than techniques based upon theoretical models. A plurality of test substrates are polished with a plurality of parameter sets. A polishing profile is measured for each of the plurality of test substrates, and a polishing time is calculated for each polishing parameter set which minimizes the difference between a predicted substrate profile and a desired substrate profile.



[0001] The present invention relates to chemical mechanical polishing of substrates, and more particu-

1

mechanical polishing of substrates, and more particularly to a method of controlling a polishing machine.

[0002] Integrated circuits are typically formed on substrates, particularly silicon wafers, by the sequential

deposition of conductive, semiconductive or insulative layers. After each layer is deposited, it is etched to create circuitry features. As a series of layers are sequentially deposited and etched, the outer or uppermost surface of the substrate, i.e., the exposed surface of the substrate, becomes increasingly nonplanar. This nonplanar surface presents problems in the photolithographic steps of the integrated circuit fabrication process. Therefore, there is a need to periodically planarize the substrate surface to provide a planar surface. Planarization, in effect, polishes away a non-plaouter surface, whether a conductive, semiconductive, or insulative layer, to form a relatively flat, smooth surface.

[0003] Chemical mechanical polishing (CMP) is one accepted method of planarization. This planarization method typically requires that the substrate be mounted on a carrier or polishing head, with the surface of the substrate to be polished exposed. The substrate is then placed against a rotating polishing pad. In addition, the carrier head may rotate to provide additional motion between the substrate and polishing surface. Further, a polishing slurry, including an abrasive and at least one chemically active agent, may be spread on the polishing pad to provide an abrasive chemical solution at the interface between the pad and substrate.

[0004] The effectiveness of a CMP process may be measured by its polishing rate and by the resulting finish (roughness) and flatness (lack of large scale topography) of the substrate surface. Inadequate flatness and finish can produce substrate defects. The polishing rate sets the time needed to polish a layer and the maximum throughput of the polishing apparatus.

[0005] A typical chemical mechanical polisher is controlled by software that follows a recipe, i.e., a series of polishing steps with each step being performed with a preselected set of machine parameters, such as platen rotation rate, slurry delivery rate, and the like. Unfortunately, generating polishing recipes can be time-consuming and difficult, as each recipe is generated through trial and error.

[0006] In general, in one aspect, the invention is directed to a method of determining a polishing recipe. In the method, a plurality of test substrates are polished with a plurality of parameter sets. A polishing profile is measured for each of the plurality of test substrates, and a polishing time is calculated for each polishing parameter set which minimizes the difference between a predicted substrate profile and a desired substrate profile.

[0007] Implementations of the invention may include one or more of the following. A device substrate

may be polishing using each of the polishing parameter sets in series for the polishing time calculated for that parameter set. An initial profile for the device substrate may be determined, and the predicted substrate profile may be calculated from a difference between a total polishing profile and the initial polishing profile. The total polishing profile may be calculated from a sum of the products of the polishing times and the associated measured profiles of the test substrates.

In another aspect, the invention is directed to a method of determining a polishing recipe. In the method, a plurality of test substrates are polished with a plurality of carrier head parameter sets that can be used during polishing of actual device substrates. This includes polishing a first set of test substrates to determine a variation in polishing profile as a function of the contact region diameter and polishing a second set of test substrates to determine the variation in the polishing profile as a function of the retaining ring pressure. An amount of material removed is measured at a plurality of different radial positions on each test substrate, a desired profile is created which represents the desired thickness across the substrate; and a polishing time is calculated for each of the plurality of carrier head parameter sets that will result in predicted substrate profile substantially equal to the desired substrate profile.

[0009] Implementations of the invention may include polishing a third set of test substrates to determine the variation in the polishing profile as a function of the edge control ring pressure.

[0010] Particular implementations of the invention may have one or more of the following advantages. A polishing recipe can be generated with improved polishing uniformity. Recipes for the carrier head pressure can be generated from empirical data, and consequently can provide a more accurate prediction than techniques based on theoretical models. Recipes can be generated quickly.

[0011] The following is a description of some specific embodiments of the invention, reference being made to the accompanying drawings, in which:

FIG. 1 is an illustration of a CMP apparatus.

FIG. 2 is a schematic cross-sectional view of a carrier head in a chemical mechanical polishing system.

FIG. 3 is a flow chart illustrating the method performed in the present invention.

FIG. 4 is an illustration of the polishing profiles generated by polishing a series of wafers with different polishing parameters.

[0012] Like reference symbols in the various drawings indicate like elements.

[0013] In general, the invention provides a method of determining a polishing recipe to achieve uniform planarity across a wafer surface as a result of chemical

55

40

45

mechanical polishing. The method includes polishing a plurality of test substrates with a plurality of test substrates, measuring a polishing profile for each of the plurality of test substrates, and calculating a polishing time for each polishing parameter set which minimizes the difference between a predicted substrate profile and a desired substrate profile.

[0014] By performing the method, polishing recipes can be generated automatically. Initially, empirical data is accumulated by measuring the removal profile for each polishing step. In order to generate the polishing recipe, the system calculates a scale factor for each basic polishing step. This scale factor determines the amount of time spent polishing with that parameter profile. The scale factors are selected so that variations in the final wafer profile are minimized. During polishing, each polishing step is performed in series for the calculated amount of time.

[0015] Figure 1 shows a CMP apparatus 20. Although only a single polishing station is illustrate, the CMP apparatus may include multiple stations. The polishing station includes a rotatable platen 24 on which is placed a polishing pad 30. Each polishing station may also include a slurry delivery port 28, and an unillustrated pad conditioner apparatus to maintain the condition of the polishing pad so that it will effectively polish substrates.

[0016] A rotatable carousel 60 supported by a center post 62 holds one or more carrier head systems 70. Each carrier head system 70 includes a carrier or carrier head 100. A carrier drive shaft 74 connects a carrier head rotation motor (not shown) to each carrier head 100 so that each carrier head can independently rotate about its own axis. In addition, each carrier head 100 independently laterally oscillates in a radial slot 72 formed in carousel support plate 66.

[0017]Figure 2 shows a carrier head 100 from a chemical mechanical polishing apparatus. Similar carrier heads are described in more detail in U.S. Application Serial No. 60/114,182, filed December 30, 1998, and in U.S. Application Serial No. 09/470,820, filed December 23, 1999, the entirety of which are incorporated herein by reference. The carrier head 100 includes a housing 102, a base assembly 104, a loading chamber 106, a retaining ring 108, and a substrate backing assembly 110. The substrate backing assembly 110 includes an internal membrane 112, and an external membrane 114 that define three pressurizable chambers, such as a floating upper chamber 120, a floating lower chamber 122, and an outer chamber 124. By varying the pressures in the chambers using unillustrated passages through the housing 102 and the base 104, the user can vary both radius of the contact area between the inner flexible membrane 122 and the outer flexible membrane 124 (and thus the radius of the pressurized region on the wafer), and the pressure of the outer membrane 124 against the wafer in the contact

[0018] The carrier head also includes a spacer ring 116 located between the retaining ring 108 and the external membrane 118, and an edge load structure 118 located in the outer chamber 124. By pressurizing the floating upper chamber 120 and evacuating the floating lower chamber 122, the edge load structure 118 can be pressed against the upper surface of the external flexible membrane 114 to provide additional local pressure in an annular area on the back surface, e.g., near the perimeter or edge, of the wafer. In addition, the pressure of the retaining ring 108 against the polishing surface can be varied by selecting the pressure in the loading chamber 106.

[0019] Referring to Figure 3, a recipe for controlling the pressures in the various chambers is generated in a method 200. In general, the polishing method assumes that each step in a series of basic polishing steps (each with a preselected set of carrier head parameters) will be performed. Initially, empirical data is accumulated by measuring the removal profile for each polishing step. In order to generate the polishing recipe, the system calculates a scale factor for each basic polishing step. This scale factor determines the amount of time spent polishing with that parameter profile. The scale factors are selected so that variations in the final wafer profile are minimized. During polishing, each polishing step is performed in series for the calculated amount of time.

[0020] Initially, test wafers are polished with the carrier head parameters that will be used during polishing of actual device wafers. One set of wafers can be polished to determine the variation in the polishing profile as a function of the contact region diameter (step 202). Another set of wafers can be polished to determine the variation in the polishing profile as a function of the edge control ring pressure (step 204). Yet another set of wafers can be polished to determine the variation in the polishing profile as a function of the retaining ring pressure (206).

[0021] As an example, in step 202, one wafer can be polished with a 40 mm diameter contact area, another wafer can be polished with a 60 mm diameter contact area, and so on in 20 mm increments up to a contact area diameter of 180 mm. Each wafer is polished with the same contact pressure PCA1 (although the contact region diameter differs) and for the same time, e.g., 30 seconds. In step 204, one wafer can be polished with an edge control ring pressure PELR1 and a retaining ring pressure PRR1, a second wafer can be polished with an edge control ring pressure  $P_{ELR2}$  and a retaining ring pressure PRR1, a third wafer can be polished with an edge control ring pressure PELR1 and a retaining ring pressure P<sub>RR2</sub>, and a fourth wafer can be polished with edge control ring pressure PELR2 and a retaining ring pressure PRR2. Again, each wafer is polished for the same time, e.g., 30 seconds, and with minimal or no contact region pressure. Finally, in step 206, several wafers are polished at "baseline" conditions (i.e., no center or edge ring pressure) at several retain-

40

ing ring pressures.

[0022] Once the wafers have been polished, the amount of material removed is measured at several different radial positions on each wafer (step 208). This creates a "database" with a polishing profile for each set of polishing parameters. Sample wafer polishing profiles resulting from steps 202-206 are illustrated in Figure 3. This database will be used by the recipe generator when calculating the polishing time for each polishing step.

[0023] Once the test wafers have been polished and the polishing profiles of the test wafers have been measured, an initial profile of a substrate can be generated (step 210). In a test environment, the initial profile can simply be assumed from the manufacture's specifications, whereas in a fabrication environment, the initial profile of a wafer to be polished can be measured with a metrology device. The measurements from the metrology device can be entered manually into the recipe generator. The recipe generator creates an initial profile [P<sub>I</sub>], where [P<sub>I</sub>] is a 1xM row matrix, M is the number measurement points, and one measurement is placed in each row of the matrix.

[0024] Before or after creation of the initial profile and the polishing of the test wafers, the user creates a desired profile which represents the desired thickness across the wafer (step 212). The desired profile can be represented by a 1xM row matrix [P<sub>D</sub>]. Specifically, the user can specify a desired end thickness, and the recipe generator can enter this desired end thickness into each row of the matrix.

[0025] Once the test wafers have been polished, the polishing profiles of the test wafers have been measured, and the initial and desired profiles have been created, the polishing recipe can be generated (step 214). The information in the database can be represented as a series of removal profiles  $[P_R]_i$  where each removal profile  $[P_R]_1$ ,  $[P_R]_2$ , ...,  $[P_R]_N$  is a 1xM row matrix filled with the measurements from the polishing steps 1, 2 ...., N, respectively.

[0026] The total removal profile  $[P_R]_T$  (i.e., the amount removed as a function of the radius) can be calculated (step 216) as follows:

$$[P_R]_T = \sum_{i=1}^N \frac{T_i}{T_{hatt}} \cdot [P_R]_i$$

where  $[P_R]_i$  is the removal rate for step i,  $T_i$  is polishing time for step i (to be calculated below),  $T_{base}$  is the polishing time for the test wafers, e.g., 30 seconds, and N is the total number of polishing steps. The predicted wafer profile  $[P_P]$  is simply the difference between the initial profile and the total removal profile, i.e.,  $[P_P] = [P_I] - [P_R]_T$ .

[0027] In order to generate the recipe, the recipe

generator calculates the set of polishing times Ti that will result in the minimum variation of the predicted wafer profile [Pp] from the desired profile [Pn] (step 218). The minimization can be performed for a certain diameter range across the wafer, e.g., from 3 to 197 mm, or from 10 to 190 mm, and the like. The minimization calculation can be performed with conventional techniques. For example, the matrices [PD], [PI], [PB], and the polish times Ti can be entered into cells in an Excel<sup>R</sup> spreadsheet, equations equivalent to those set forth above can be entered into the spreadsheet, and the polish times Ti may be calculated using the Solver function of Excel to minimize the total difference between the predicted wafer profile [Pp] and the desired profile [PD]. Alternatively, the polishing times may be optimized also by introducing one or more deviation variables, for example, [zmin] and [zmax] and using them as boundaries to minimize weighted deviations between the predicted wafer profile [PP] and the desired profile  $[P_D]$ .

[0028] These calculated polishing times  $T_i$  can then be entered manually into the chemical mechanical polishing control system, which performs each polishing step in order for the calculated amount of time  $T_i$  (step 220).

[0029] In a production system, data would be passed automatically between various components. For example, the initial wafer profile would be passed automatically from the metrology system to the recipe generator, and the polishing times Ti would be passed automatically from the recipe generator to the control system. In fact, the recipe generator could be implemented as part of the control system itself. Alternatively, the calculated polishing times could be stored as part of a polishing recipe in a separate file in a computer readable medium. The polishing recipe, with the associated polishing times, could then be loaded into the control software for the polishing apparatus when needed.

[0030] Although most likely implemented as software in a general purpose digital computer and stored as instructions tangibly embodied in a computer readable medium, the recipe generator could also be implemented with hardware, firmware, software, or combinations thereof, including application specific integrated circuits (ASIC).

[0031] A number of embodiments of the invention have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. Accordingly, other embodiments are within the scope of the following claims.

## Claims

 A method of determining a polishing recipe, comprising:

polishing a plurality of test substrates with a

10

plurality of polishing parameter sets; measuring a polishing profile for each of the plurality of test substrates; and calculating a polishing time for each polishing parameter set which minimizes the difference 5 between a predicted substrate profile and a desired substrate profile.

- 2. A method as claimed in claim 1, further comprising polishing a device substrate using each of the polishing parameter sets in series for the polishing time calculated for that polishing parameter set.
- 3. A method as claimed in claim 1 or claim 2, further comprising determining an initial profile for the device substrate.
- 4. A method as claimed in any of claims 1 to 3, further comprising calculating the predicted substrate profile from a difference between a total polishing profile and the initial polishing profile.
- 5. A method as claimed in claim 4, further comprising calculating the total polishing profile from a sum of the products of the polishing times and the associated measured profiles of the test substrates.
- 6. A method as claimed in any of claims 1 to 4, wherein calculating a polishing time T<sub>i</sub> for each polishing parameter set includes representing a total 30 removal profile [PR]T as

$$[P_R]_T = \sum_{i=1}^N \frac{T_i}{T_{base}} [P_R]_i$$
 35

where [P<sub>R</sub>]<sub>i</sub> is the measured profile of the test substrate and T<sub>base</sub> is the amount of time that the test substrate was polished.

- 7. A method as claimed in claim 6, further comprising iteratively calculating Ti to minimize the value of  $[P_D]$ -( $[P_I]_T$ ), where  $[P_D]$  is a desired polishing profile and [P<sub>I</sub>] is a thickness profile of the substrate prior 45 to polishing.
- 8. A method of determining a polishing recipe, comprising:

polishing a plurality of test substrates with a plurality of carrier head parameter sets that can be used during polishing of actual device substrates, including polishing a first set of test substrates to deter-

mine a variation in polishing profile as a function of the contact region diameter.

polishing a second set of test substrates to

determine the variation in the polishing profile as a function of the retaining ring pressure; measuring an amount of material removed at a plurality of different radial positions on each test substrate: creating a desired profile which represents the desired thickness across the substrate; and calculating a polishing time for each of the plurality of carrier head parameter sets that will result in predicted substrate profile substan-

9. A method as claimed in claim 8, wherein polishing a plurality of test substrates includes polishing a third set of test substrates to determine the variation in the polishing profile as a function of the edge control ring pressure.

tially equal to the desired substrate profile.

10. A computer program product tangibly stored on a computer-readable medium, the program comprising instructions operable to cause a machine to:

> polish a plurality of test substrates with a plurality of polishing parameter sets; measure a polishing profile for each of the plurality of test substrates; and calculate a polishing time for each polishing parameter set which minimizes the different between a predicted substrate profile and a desired substrate profile.

50

